公司动态 verilog HDLBits刷题[Bulid a circuit from a simulation waveform]“Sim/circuit1”---Combinational circuit1 📅 2026/8/11 12:16:59 1、题目2、分析只有当a和b同时为1时输出才为1与门逻辑3、代码module top_module ( input a, input b, output q );// assign q a b; // Fix me endmodule4、结果
![verilog HDLBits刷题[Bulid a circuit from a simulation waveform]“Sim/circuit1”---Combinational circuit1](http://pic.xiahunao.cn/yaotu/verilog HDLBits刷题[Bulid a circuit from a simulation waveform]“Sim/circuit1”---Combinational circuit1)
